Introduction
Graphene, the first genuinely two-dimensional material, [1] is a single layer of carbon forming a simple hexagonal lattice. Remarkable electrical properties such as high mobility and an anomalous quantum Hall effect (QHE) were demonstrated in exfoliated graphene flakes and attracted enormous interest for many practical applications. [2] [3] [4] [5] However, mechanical exfoliation of graphite cannot provide graphene suitable for commercial wafersize electronics or precise resistance metrology due to the size limitation of the exfoliated graphene flakes (usually up to tens of microns).
When SiC substrates are annealed at temperatures above 1000 °C in ultra-high vacuum or an inert gas atmosphere, carbon remains on the SiC surface after Si sublimation and rearranges to form graphene layers. This epitaxial graphene (EG) is ready for large-scale device fabrication without transfer to another insulating substrate. Graphene grown on the silicon-terminated face (Si-face) of hexagonal SiC wafers can form large domains due to registry with the azimuthal orientation of the SiC crystal. On the Si-face, EG also has more controllable growth kinetics, compared to the graphene grown on the opposite (carbon) face.
Recently, growth of homogeneous monolayer EG on the Si-face of SiC has been improved by optimizing the annealing temperature and background gas conditions. [6] [7] [8] [9] [10] QHE plateaus have been observed in various magneto-transport measurements and the robust quantized Hall resistance (QHR) plateau with filling factor ( ⁄ ) has been shown to be equivalent to that of conventional 2D electron systems based on semiconductor heterostructures at low temperature (<4 K), which are the basis of present-day electrical resistance metrology. [11] [12] [13] [14] [15] [16] [17] [18] EG devices can operate at currents and temperatures that are considerably higher, however, for use at reasonable magnetic field levels, QHR devices must have carrier densities n ≤ 10 12 cm -2 . The accepted best practices for precise QHR measurements also specify near-zero channel longitudinal resistivity with low, ohmic contact resistance values. [19] So far, only a few EG devices exist that display all of these qualities.
Strong electron (n-type) doping is imparted to Si-face EG by a buffer layer that is covalently bonded to the SiC substrate. Fermi energies determined by in situ angle-resolved photoemission spectroscopy (ARPES) confirm that an intrinsic n-type doping near 10 13 cm -2 exists in as-grown EG. [16, 20, 21] Various techniques such as gating and chemical doping have been developed to compensate intrinsic doping levels. [11, 12, 15, 16, 22] Here we report high mobility and low carrier density in un-gated EG devices that are produced with high yield when a metal protective layer is deposited directly on as-grown EG.
This layer prevents EG contact with most organic residues (see Figure 1) . Five samples diced from semi-insulating 4H-or 6H-SiC(0001) wafers were annealed at 1900 °C or 1950 °C in an Ar background at 101 kPa -105 kPa using a controlled Si
sublimation process (see supporting information). [8] Raman microscopy shows that homogeneous graphene covers 95 % of the central sample area for samples prepared by the same methods and under similar conditions. In the critical new processing step, a metal bilayer (5 nm Pd + 10 nm Au, for samples S1 -S3) or a single 30-nm-thick Au layer (for S4
and S5) was deposited directly on the as-grown EG surface after a 10 minutes, 115 °C dehydration baking (Figure 1b ). This protective metal layer prevented the intermediate processing steps from contaminating the graphene and was removed from the Hall bars using diluted aqua regia (DAR) in the final step of fabrication (Figure 1j ). Table 1 .Growth conditions and transport characteristics for five samples approximately one month after fabrication, from low-current ac measurements recorded with lock-in amplifiers; Samples S1, S2 and S3 were diced from the same 6H-SiC wafer. Samples S1 and S2 were annealed and processed together, and thus are grouped together. The carrier density and mobility were measured at 4.0 K to 4.5 K for samples S1 through S4, and at 1. Each sample has 16 similar Hall-bar devices ( Figure 1c ). Devices having eight ohmic contacts and room-temperature sheet resistance lower than 21 kΩ (see Table 1 ) were selected for low-temperature magneto-transport characterization. All cryogenic measurements were made in a liquid-helium cryostat using a 9 T superconducting magnet. The device carrier density and mobility values determined at T < 4.5 K using low-field magneto-transport are listed in Table 1 , as well as the wafer properties, the maximum annealing temperature and the annealing time at that temperature. Devices on four of the samples showed homogeneous carrier densities n that are lower than 3.2 x 10 11 cm -2 . . [23] Very nearly the same QHR characteristics were measured for both magnetic field A significant drop in n-type carrier density over time was observed during the first month after fabrication in devices S1D1 and S1D2. These samples were stored under ambient laboratory conditions (23 °C, 40 % relative humidity) when not in use. Figure 2b shows two sets of data at T = 4.3 K with and measured in S1D1 using lock-in amplifiers. In the data recorded one week after the fabrication (dashed lines), a well-developed =2 plateau is present for B ≥ 3.8 T and the longitudinal resistivity is below 10 Ω in the high magnetic field range. In the low magnetic field region, SdH oscillations are weak. These characteristics may indicate an inhomogeneous carrier concentration along the Hall bar. The solid lines in Figure   2b were measured for device S1D1 one month after device fabrication. The profile is compressed and the SdH oscillations are completely absent. We observe the onset of the =2
Transport Measurements
Hall plateau at low fields, with n = 1. Over a similar one-month time interval very low carrier concentrations were maintained on sample S3. Some devices that were slightly p-doped soon after fabrication became slightly ndoped. Only device S3D1 remained p-doped after one month in ambient conditions (see Table   1 ). In all of the devices on sample S3 and some devices on S1 and S2 the Fermi energy is quite close to the Dirac point. Regions dominated by electrons or holes (as puddles) are known to exist in this regime for pristine exfoliated graphene. Although readily apparent =2
Hall plateaus are observed at very low magnetic fields in our devices on sample S3, the transport results show that the low-density devices are not well-quantized at any magnetic field level, with minimum 300  and . The effect of very low carrier concentration on transport properties in graphene close to the Dirac point is not the main issue of this paper and will be reported elsewhere.
Post-processing Results
Our post-processing studies show that the low carrier density results from the doping of molecules deposited by aqua regia, while the variation in the carrier density with time may be due to desorption of the doping molecules and adsorption of other molecules from the air.
Atomic force microscope (AFM) images taken after fabrication show some surface roughness at a small length scales that was not present prior to device fabrication, suggesting that the EG surface may be covered with foreign matter (see Figure S1 ).
We subjected sample S4 to heat-treating (HT) in Ar gas (99.999 %) at relatively low temperatures, alternating with 1 s immersion in DAR (followed immediately by rinsing in deionized water). After each step, transport measurements were made. Table 2 shows the results of magneto-transport measurements on S4D4 at temperatures near 4.5 K. The n-type doping levels were raised by more than an order of magnitude when the sample was heattreated at temperatures of 250 °C and 175 °C, and very low n-type carrier concentrations were restored by dipping the sample in DAR. When the sample was stored for six days in ambient air after HT at 175 °C, the n-type carrier concentration decreased by 63 %, but no change was observed when the sample was stored for four days in He gas at cryogenic temperatures following the HT at 250 °C. The device magneto-transport characteristics were not obviously degraded by DAR/HT cycling, and extremely well-developed QHR plateaus were observed after the final processing step shown in Table 2 . We conclude with results of processing sample S5 with Polymethyl methacrylate (PMMA), a common electron-beam photoresist. The possible applications of this type of polymer would be for stabilizing the carrier concentration, photochemical gating, or to create p-n junctions. [22, 24, 25] Figure 3a shows transport characteristics of device S5D2 before applying PMMA, with n-type carrier density of 7.4 × 10 11 cm -2 . Pronounced SdH oscillations corresponding to filling factor indices =2, 6, 10, and 14 are clearly observed with the welldeveloped =6 plateau occurring for R xy between 4 T and 6 T. Figure 3b shows results after the sample was coated with a PMMA layer and cured; the carrier density increased to n = 2.5 × 10 12 cm -2 . Finally, the polymer layer on S5 was removed, and the results in Figure   3c show that the carrier density once again increased to 5.7 × 10 12 cm -2 . Increasing carrier density may be due to displacement or removal of the p-type doping agent from the EG surface and polymer residue (see Figure S2 ).
Our new protective precious-metal masking process for fabrication of graphene-based devices results in very low carrier concentrations and high mobility. Elsewhere, enhanced ptype doping in EG has been produced by gold adatoms but only after post-annealing to at least 700 °C. [26] Intercalation of hydrogen, gold, oxygen and other atoms beneath the EG buffer layer also can produce a p-type carrier concentration, [16] but these processes only occur at high temperatures. The temperatures encountered in our fabrication are never higher than 180 °C.
Energy-dispersive X-ray spectroscopy (EDS) spectra showed only carbon, silicon, and trace atomic concentrations of oxygen. No indication of either Au or Pd was found on the aquaregia-exposed EG regions. Thus, we believe that our results unequivocally show that extrinsic molecular doping is responsible for the low carrier concentration, and this doping process is initiated by aqua regia.
Both of the components of aqua regia, nitric acid and hydrochloric acid, are potent p-doping agents of graphene. [27, 28] Since oxygen is the only significant component in the EDS spectra from as-fabricated graphene devices other than carbon and silicon, evidence points to HNO 3 as the primary doping agent, either by itself or by some chemical process in concert with other molecules present in the air. The observed changes in the level of carrier activity after exposure to the laboratory air support the notion of additional doping processes.
In summary, we have fabricated devices without polymer residues using epitaxial graphene and found that the carrier density is typically below 3×10 11 cm -2 and is uniform on the same sample to within 1×10 11 cm -2 after molecular doping by DAR. On sample S4 we observed highly quantized =2 QHR plateaus with ( ) and near-zero longitudinal resistivity.
Device S4D4 displays almost fully-quantized Hall plateaus, showing that EG is not significantly damaged by the deposition of precious metals (Pd, Au) or by diluted aqua regia, even after several immersion steps.
This new fabrication and doping process avoids organic contamination of devices based on epitaxial graphene grown on SiC. The method thus provides an alternate route for producing large-scale, highly ordered, low carrier-density epitaxial graphene for QHR standards and for the study of low-carrier density graphene. Figure S1 . AFM tapping mode images (with height shown in scale bars) for sample S1 before (top) and after (bottom) device fabrication. 
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Low Carrier Density Epitaxial Graphene Devices On SiC
Epitaxial graphene
Our graphene was grown on the Si-face of 6H-SiC(0001) substrates obtained from AGP Ltd.
or 4H-SiC(0001) obtained from Cree, Inc.
† All wafers were chemically-mechanically polished to produce nearly atomically-flat Si-face surfaces. The SiC wafers were diced into either square (7.6 mm x 7.6 mm) or rectangular (7.6 mm x 3.8 mm) samples. All samples originated from three SiC wafers. Samples 1, 2 and 3 were diced from the same wafer. Samples 1 and 2
were produced under identical conditions, in the same furnace run. Before fabrication, samples 1, 2, and 3 were kept in laboratory air for about two years after the EG growth.
Sample 4 was produced four weeks before device fabrication and sample 5 was grown eight months prior to device fabrication.
Fabrication Method
Step-1: A metal layer (light green layer in Figure 1b ) of thickness 15 nm to 30 nm is evaporated over the graphene sample surface after 10 minutes dehydration baking at 115 °C on a hotplate. This metal layer protects the graphene in the device area, including the Hall bar area and that underneath contact electrodes, from any residue contamination by photoresist or photoresist remover used in the rest of the fabrication process.
Step 2: A bi-layer photoresist of LOR3A/S1813 is spun on top of the metal blanket deposited in step-1 (Figure 1c ). The sample is baked at 170 °C after the coating of LOR3A and at 115 °C after the coating of S1813 subsequently. Using an optical mask with a pattern of 4x4
arrays of Hall bars, we expose the Hall bar area by the i-line UV light with a dosage of ~100 mJ ( Figure 1d ). An undercut photoresist profile is achieved after developing the sample in CD-26 for 1 minute. Then a 50 nm thick layer of Au is evaporated on the sample (dark green layer in Figure 1e ), followed by lift-off in PG-remover.
Step-3: A time-controlled Ar-RIE process (Figure1f) is applied to the whole sample to remove the first metal layer outside of the Hall bar area as well as the graphene underneath. As the metal covering the Hall bar area is much thicker, it will only be partially etched by the Ar plasma. Therefore, we obtain well patterned Hall bars covered by a metal mask after the Ar-RIE process (Figure 1g ).
Step-4: Repeating step-2 but using the second optical mask, where electrodes are patterned to make contact with graphene Hall bars (Figure 1h ) through the metal mask.
Step-5: A single photoresist layer of S1813 liquid is spun on the sample. An etching window in the Hall bar area is opened after UV exposure through a third optical mask and development in CD-26 ( Figure 1i ). Then the whole sample is soaked in fresh diluted aqua regia (by volume, HNO 3 :HCl:H 2 O = 1:3:4) for ~45 seconds, which removes the metal mask that protects the graphene Hall bars. S1813 is resistant to DAR and may be stripped in acetone (Figure 1j ).
Device geometry
We applied the above fabrication process to five different samples and obtained more than 
Device selection and characterization measurements
Devices were selected by room-temperature four-terminal measurements of the sheet resistance . All of the characterized devices had eight ohmic contacts at room temperature.
Devices having ≤ 21 kΩ were selected for low-temperature transport characterization using lock-in amplifiers with a 13 Hz ac source-drain current at levels near 1 A. All eight device contacts were wire-bonded to pins on TO-8 headers. The longitudinal voltage was recorded for contacts on both sides of the channel, using contact pairs (9,7) and (1,3), while the Hall voltage was measured using contact set (8,2) (see Figure 1a) . The longitudinal resistivity, , is the average of longitudinal voltage values on each side of the device divided by the current (measured simultaneously) and scaled by the aspect ratio of the channel (L is the spacing between voltage probes and w is the channel width). The yield, device location on the samples, and device-specific transport characteristics of all devices that were characterized are given below ( Figure S3 and Table S1 ). Key to diagrams shown below:
Red squares: Devices characterized by magnetrotransport measurements and identified in table S1
Green squares: Uncharacterized devices with 8 usable contacts
Brown squares: Unusable devices Figure S3 . Diagram of devices on the five samples reported in the main text. Device storage and post-processing
We stored the devices in the laboratory, protected by stainless-steel caps designed for use with TO-8 headers. Device S4D4 was removed from the TO-8 header each time it was heattreated or recycled using DAR. Device S5D2 was removed from the header for postprocessing using PMMA.
PMMA processing
PMMA was spin-coated, dried at 170 °C, and removed using Microposit® remover 1165
and acetone in sequence at room temperature, followed by isopropyl alcohol rinsing. † Mention of commercial products or services does not imply endorsement by NIST, nor does it imply that such products or services are necessarily the best available for the purpose.
